Technology dependent logic optimization is usually carried through a sequence of design rewiring operations. In 1181 a new design rewiring method is proposed that combines error diagnosis and correction techniques with ATPG. In this work, we examine its complexity and we arrive to a new set of results with interesting theoretical and practical applications. We also present experiments that confirm the competitiveness of the approach and motivate future work in the field.
Introduction
In logic optimization, the gate level implementation obtained from high-level synthesis tools is modified to meet different constraints such as minimizing the area and power, satisfying timing constraints, or improving the testability of the circuit. Recently, ATPG-based design rewiring techniqnes for technology dependent logic optimization [3] 141 [5] [6] [7] [ll] [lS] have gained increasing popularity.
In general, existing ATPG-bascd techniques optimize a design through an iterative sequence of Redundancy Addition/Remoual (RAR) operations. At each step of this sequence, a target wirc is first identified that violates some optimization constraint(s). Next, some redundant logic is added in the design to make the target wire redundant so it can bc removed. Finally, these methods delete any newly generated redundancies to further optimize the design. For example, consider the circuit in Fig. l (a) [5] where dotted wire 95 -t g9 is not part of the original netlist. Assume that wire WT = g l + 94, named target wire hereafter, needs to be removed. To remove it, these techniques identify new redundant connection such as W A = 95 -t g9 that makes WT redundant. Subsequently, they add WA and delete WT as well as other newly generated redundancies, such as g6 ---t 97, to obtain an optimized circuit shown in Fig. l In this work we analyze the complexity requirements of the method by Veneris et al. [lS] . In detail, we show that the unique features of the proposed approach come at no additional complexity cost when compared to existing techniques. To prove this, in Section 3 we reduce the problem of design rewiring to the problem of m.ultiple and simultaneous self-masking pattern fault [15] injection. This formulation allows us to draw the conclusion that the complexity of the method equals to this of existing techniques.
Moreover, the presented theory leads to the more general conclusion that the complexity of redundancy checking for a set of multiple pattern faults is no harder than that for a single pattern fault, an interesting result that stands on its own. Therefore, recent advances in ATPG [SI [lo] provide computationally efficient implementations for the method. Finally, we present experimental data that confirm the effectiveness of simulationbased DEDC as it helps design rewiring avoid unnecessary redundancy checks. [l] . A list of common design error types from this model is shown in Fig. 2 . These errors are related to the present work. Gate types in Fig. 2 are indicative, similar errors can occur on other gate types as well.
In simulation-based DEDC, given an erroneous design, a specification, a design error model and a set of input test vectors, we need identify lines in the design that are potential sources of error (diagnosis) and suggest appropriate modifications from the design error model used that rectify it (correction) [l] 1171. Note that the set of corrections returned by a DEDC algorithm may contain some equivalent corrections. For example, if we introduce a design error by removing W T = g1 + g4 in Fig. 1 , DEDC returns corrections g1 --t g4 (actual) and gs -g9 (equivalent).
Test vector generation and verification in DEDC are inherently difficult problems [l] [17] because the error location is not known. On the other hand, it has been theoretically proven by Abadir et al. [11 and experimentally confirmed in [17] , that a complete test set for stuck-at faults as well as a small set of random vectors, detects the majority of single errors and it has a good chance to detect the remaining ones. For example, the first four errors in Fig. 2 Fig. 3 . In this work, we use a simulation-based DEDC algorithm [17] for single errors which is exhaustive on the solution space. The input to the algorithm is an erroneous netlist, its specification and a set of input test vectors. The output of the algorithm is a list of all applicable corrections. In detail, ADDR performs the following four steps to eliminate target wire W T :
Step 1: introduce a design error to eliminate the target logic
Step 2: derive test vectors for this design error tects fault S stuck-at 1 contains test vectors that give erroneous primary output responses when WT is removed from the circuit in Fig. 4 (Step 2) . We derive such a set V with the use of ATPG [8] [lo]. Step 3: use a DEDC algorithm to search for a correction that rectifies the design
Step 4: verify the correctness of the final design.
In the following example [IS], we review the imple- Ezample 1: With respect to the circuit in Fig. 4 assume that line c, input to gate GT = 91, is the target wire that needs to be removed. During the first two steps
During the third step of the algorithm, DEDC [17] is performed. The input to the DEDC algorithm is the original circuit (Fig. 4) , the erroneous one (Fig. 4 with 
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WT removed) and vector set V . The DEDC algorithm returns with the actual error (missing input wire c to gl) and a set of equivalent corrections that contains a missing input wire W A = g2 as an input to 9 6 . To verify the correctness of the final dcsign (step 4), gate 910 is introduced with input lines gS,g4 and gz, that is, the equivalent to gate g,j in Fig. 4 with W A added as an input. A second multiplexer is attached with the same select line S as the first one and inputs g,j and 910, as shown in Fig. 5(b) . An ATPG procedure for fault S stuck-at 1 verifies that the fault is redundant and the correction qualifies. Therefore, the circuits in Fig. 4 and Fig. 6 (a) implement the same function at the primary outputs.
Observe that the solution returned by the proposed method cannot be found by RAR. In Fig 
I t is seen, that ADDR uses ATPG to return a few test vectors with erroneous output responses in
Step 2 of the algorithm. DEDC in Step 3 uses these vectors, as well as pre-computed vectors for stuck at faults and random vectors, to return all possible corrections in h e a r time. Finally, Step 4 verifies these corrections in terms of single redundancy checking on the common select line S.
In Section 3 we show that the complexity of Step 4 equals that of existing techniques. This complexity seems to be inherent to the problem of rewiring. Experiments in section 4 suggest that simnlation-based DEDC helps design rewiring avoid the vast amount of unnecessary redundancy checks to improve performance.
Complexity Analysis
In this Section we discuss complexity requirements and efficient implementations of the met,hod in [18] using ATPG. This study concludes with a new set of interesting results. During this presentation, we assume that any test pattern may occur at the primary inputs of the design, i.e. there are no external don't care constraints. In subsection 3.3 we relax this assumption and discuss its implications.
In this complexity analysis, we model the process of error and correction introduction with the injection of multiple (simultaneous) self-masking pattern faults.
Let C be a circuit and let G' be the circuit after a nun]-ber of logic (structural) transformations on a gate G of C. We define a pattern fault f in C' to be a combination of logic values on a set of circuit lines such that, if these logic values can be consistently justified, the logic value at the fan-out of G in C and C' are complementary. We also allow a pattern fault be any set of pattern faults on possibly different gates in C by recursive application of the definition.
Observe, that a pattern fault associates a set of unique logic ualue conditions on lines of the circuit such that the output of the resynthesized gate G becomes incorrect in C'. These conditions may be satisfied by a possibly non-empty set of input test vectors t,hat ezcite the fault. Some of these vectors may also propagate the discrepancy at G to some primary output, that is, they detect the fault.
Let C be a design and C' he the design after the introduction of n pattern faults fi, fz, . . . , fn on m different gates (lines) of C. We say that pattern fault with excitation conditions {g4 = l , g l = 0 ) that cannot be simultaneously met in Fig. S(a) , thus, it is reAs a sidenote, the introduction of fault F in the cir-dundant. The two errors are represented with faults cnit may make more faults f n + l , fn+z,. . . , f k redundant f 2 = { c = l , g l = 0) and Under the presense of F, the simulation of a test F [15] . To see this, in Fig. 8 
is redundant.
3.
The following examples illustrate the above concepts. 
ATPG and DEDC (Steps 2 and 3)
The focus is on the complexity requirements of ATPG ( Step 2) and DEDC (Step 3) of the algorithm in [MI.
We perform this study in terms of the set of test vectors that detect faults 3s and Fc in Definition 1. Fig. 8 , gate gh is added (correction) and wires g1 i g3 and a + gz are removd (errors). In Example 2, these logic transformations are modeled by faults f i , f2 and f3, respectively. Assume that faults f2 and f3 are injected in the circuit of Fig. X(a) . Depending on the value of c, every vector with erroneous responses detects either (i) fz and f3, or (iz) f3. Theorem 1 suggests that these are also all the vectors that detect logic transformation "remove g? in Fig. X(b) , which is the case indeed. ' and fz="extra, input wire gz to g1o". According to [15] , proving the redundancy of.S stuck-at 1 fault is equivalent to proving the redundancy of ti) f l , (ai) fi and (iii) f1 U fz. Theorem 1 implies that any ATPG tool that attempts to prove redundancy of (2) will excite (ii) to cancel the error effects of (2) and vice versa. The reader can verify this effect. Due bo the containment property, the tool will not attempt (ZiZ). Therefore, in practice, proving the redundancy of pattern fault 3 equals proving the redundancy of two single single stuck-at faults f1 and fz independently.
Theorem 1 establishes a relation between the test vector(s) t that detect the error(s) and the ones that detect the correction(s) via the sets of pattern faults and their associated locations Le and Lc. We view the merits of this theorem first for DEDC and then for ATPG.
In brute-force DEDC, the error location 13" is not Although there is little to gain for the single error case, in light of this information, we believe that efficient design revrinng specific DEDCalgorithms can be designed to tackle the multiple error/correction case. Theorem 1 also suggests that ATPG should target every fault from 3 , 3 in the care set of the respective line(s) independently to aid DEDC resolution. Traditionally, ATPG is carried in two steps. The first step excites the fault and the second step propagates the fault effects to some primary output. Since all faults in FE have unique excitation conditions, one can easily modify an ATPG engine to enumerate all required excitation conditions. However, this is not necessary and trade-offs can be considered. We discuss some trade-offs here and we conclude in Section 4.
Theorem 3 that follows, formalizes this idea which, to the best of our knowledge, is the first result that allows for efficient multiple fault redundancy checking using ATPG. Since ATPG is very efficient when verifying single fault redundancies it also makes it a robust platform to implement the proposed design rewiring approach.
Theorem 3 can also provide a proof that checking the redundancy of n faults is NP-complete. Since the error effects of some faults from FE may originate from a single line, one may run ATPG only on a subset of them to aid diagnosis. Next, a DEDC algorithm can return all corrections. The net effect is that some corrections may iiot verify during simulation-T h e o r e m 3 A fault F = { fi, f 2 , . . . , fn} on m lines, n 2 m, in a circuit is redundant if and only if the stuckat 1 fault on the common select line for the ni multiplexers of the construction in subsection 2.2 is redundant.
based verification by DEDC (Step 3) or during Step 4 that performs such an exhaustive fault enumeration. If more time is spent in ATPG at Step 2, less time is expected to be spent in DEDC/verification and vice versa. In both cases, the set of corrections obtained is the same.
Multiple Fault Redundancy Checking (Step 4)
Step 4 of the algorithm verifies the correctness of the new design C' in terms of a redundancy checking for the stuck-at 1 fault on the common select line of all multiplexers. According to Dcfinition l, C' is structurally generated from the original design C by introducing an error(s) and a correction(s). These logic transformations can be uniquely represented by fault F . As such,
Step 4 is equivalent to checking the joint redundancy of the underlying faults. Proving the redundancy of multiple and simultaneous faults h a s been a well examined problhm of prominent importance due to its implications in logic testability 1151. The following theorem, a simple restatement of the result by Smith [15] , gives a necessary and sufficient condition for multiple fault undetectability:
Theorem 2 A fault 3 = { fl, fi, . . . , fn} on rn lines, n 2 m, in a circuit is redundant if and only if for each
Design Rewiring With Constraints
Consider the assumption at the beginning of the Section that every test may occur at the primary inputs of the design. This assumption can be relaxed in favor of design optimization as follows. Assume design C with T number of primary inputs and let structurally identical design Cc operating under a set of external don't care constraints. In other words, the complete input test vector set for Cc has strictly less than 2' members. Given an error, Fig. 3 implies that an input tcst vector may reduce the solution space for simulation-based DEDC but it never increases it.
Therefore, for a fixed error, CC is expected to have at least as many corrections as C .
Sets of external constraints can be taken into account by the presented design rewiring method if ATPG (Step 2 and 4) avoids generating input test patterns that belong in these sets or if DEDC ignores such test patterns when generating a solution. The discussion in the previous paragraph implies that ignoring test sets may increase the correction space in favor of optimization. We implemented and run the algorithm in subsection 2.2 on an Ultra 10 SUN workstation for ISCAS'85 As Smith's Theoxem indicates, the complexity of redundancy checking for a set of n faults necessitates a computation of exponential (in n) size for modern ATPG tools as it requires enumeration and redundancy checking for every fault combination. Nevertheless, the presented fault-based formulation and the construction in subsection 2.2 allows to capture nicely this complexity in the redundancy checking of a srnyle fault. circuits optimized for area using SIS ( s c r i p t . rugged) 1141. We use the ATPG and DEDC engines from 1121
and [17] , respectively. DEDC uses the vectors returned by ATPG (Step Z), a small number of random vectors and vectors for stuck-at faults 191. Prior to execution, DEDC simulates 2,000-3,000 random test vectors to create an indexed bit-list of logic values on each line of the circuit as in 1171. We To demonstrate the potential of ADDR, it is of interest to compare its performance with the one of RAR. Fig. 10 depicts the set of false corrections returned by DEDC for two benchmarks. Since simulation-based DEDC bases its results on a subset of the complete input test vector space, it is of interest to know the quality of these corrections for the complete input test vector space. This is because the fewer false corrections returned, the lesser time design rewiring spends in ATPG-based redundancy checking (Step 4): as pointed out in subsection 3.1.
In that figure, a bold line indicates the percentage of false corrections returned when DEDC (Step 3) uses random vectors and a dotted one when stuck-at vectors [9] are included. The plots confirm results in [l] [17] as a small nuniber of vectors provides sufficient resolution to DEDC. As a result, most corrections qualify Step 4 and, on the average, ADDR performs 1.1 redundancy checkings per non-false correction it finds.
To appreciate this result, one needs compare it with the respective average for existing techniques [3] , shown in column 9 in Table 2 . We conclude, that, in practice, ADDR performs far less redundancy checkings, an important computational saving. Fig. 10 also suggests that Step 2 of design rewiring may be occasionally oniited since vectors for stuck-at faults give sufficient resolution to DEDC.
In the second experiment, we randomly select and remove a target wire WT to introduce an error and try to correct it with a single correction. If no single correction exists, DEDC tries to find two corrections to rectify it.
The average values of the results are found in Table 2 .
Column 5 of this table shows the Percentage of errors that can be corrected with a single correction, as explained earlier. For those errors that no single correction exists, the last column in Table 2 contains the ones that can be corrected with two corrections. We observe that a significant amount of errors can be corrected only with two corrections. Similar experiments in [4] Since the success of design rewiring during optimization depends on its ability to eliminate target logic, it is evident that multiple corrections will increase the solution space and may return further gains. This suggests the development of efficient design rewiring specific multiple DEDC algorithms that will offer more alternatives to meet optimization goals, as discussed in subsection 3.1. 5 
Conclusions
We stndied the cliaracteristics and complexity requirements of the ATPG-based design rewiring methodology in [18] . To perform this, wc reduce the.process of design rewiring to the process of multiple self-masking pattern faults injection. The study arrives to a new set of interesting theoretical and practical results. Experiments confirm the theory and exhibit the competitiveness of the approach. They also motivate future research in the field.
